PATENT ABSTRACTS OF JAPAN

(11)Publication number:

09-283697

(43) Date of publication of application: 31.10.1997

(51)Int.CI.

H01L 25/065 H01L 25/07 H01L 25/18 H01L 23/427

(21)Application number: 08-096410

(71)Applicant: NEC CORP

(22)Date of filing:

18.04.1996

(72)Inventor: TOKUNO KENICHI

MORIZAKI IKUYUKI DOTANI AKIHIRO

BONSHIHARA MANABU


SENBA NAOHARU SHIMADA YUZO UCHIUMI KAZUAKI

(54) STACK MODULE

(57)Abstract:

dissipation member and improve cooling efficiency by providing a corrugated heat dissipation member between a semiconductor chip of a module wherein a substrate whereon a semiconductor chip is mounted by flip chip mounting is laminated and an adjacent substrate. SOLUTION: Mounting substrates 2a to 2d whereon a semiconductor chip 1 is mounted are stacked in four layers by using a substrate connecting bump 6. Copper corrugated heat dissipation members 5a to 5c are installed between the semiconductor chips 1 of the mounting substrates 2b to 2d and a rear of the mounting substrates 2a to 2c to come into contact thermally by its clasticity. That is, the corregated heat dissipation members 5a to 5c are used and are brought into contact with a heat generation part instead of adhering a plane heat sink. Since the heat dissipation members 5a to 5c have a large heat dissipation area, cooling effect is large. Furthermore, since the heat dissipation members 5a to 5c are not adhered anywhere, thermal stress is not generated. Therefore, heat cycle life can be made long.

PROBLEM TO BE SOLVED: To relax thermal stress generated in a heat



LEGAL STATUS

[Date of request for examination]

18.04:1996

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

2806357

[Date of registration]

24.07.1998

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

"* NOTICES *

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.

3.In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] The stack module characterized by having wave-like radiator material between said substrates contiguous to said semiconductor chip of the module which carried out the laminating of the substrate which carried out flip chip mounting of the semiconductor chip.

[Claim 2] The stack module characterized by having a heat pipe between said substrates contiguous to said semiconductor chip of the module which carried out the laminating of the substrate which carried out flip chip mounting of the semiconductor chip.

[Claim 3] The stack module which carries out the stack of the mounting substrate with which the semiconductor chip was mounted to two or more steps using the bump for substrate connection, and is characterized by installing radiator material between the semiconductor chip of said mounting substrate, and the rear face of said mounting substrate so that it may contact for the elasticity thermally.

[Claim 4] The stack module according to claim 3 said whose radiator material is a wave-like.

[Claim 5] The stack module according to claim 3 whose quality of the material of said radiator material is copper.

[Claim 6] The stack module according to claim 3 said whose radiator material is a heat pipe.

[Translation done.]

* NOTICES *

JPO and NCIPI are not responsible for any

damages caused by the use of this translation.

1. This decument has been translated by computer. So the translation may not reflect the original precisely.

2.**** shows the word which can not be translated.

3.In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention relates to a stack module and the stack module which accumulated two or more substrates in which the semiconductor chip was carried especially. [0002]

[Description of the Prior Art] The conventional stack module is explained to a detail with reference to a drawing.

[0003] <u>Drawing 3</u> is the sectional view showing a conventional example. The stack of that by which adhesion immobilization of the heat sink 8 was carried out is carried out in four steps using the bump 6

for substrate connection on the semiconductor chip 1 (or substrate 2) with which the stack module shown in drawing 3 was carried in the substrate 2 (or under). (For example, refer to JP,5-190712,A) [Problem(s) to be Solved by the Invention] Since the conventional stack module mentioned above carried out the heat sink from which a semiconductor chip (or substrate) and a coefficient of thermal expansion differ, thermal stress arose into the above-mentioned part by which adhesion immobilization was carried out, and it had a fault of a short paddle in a heat cycle life. Moreover, since the heat sink was monotonous, there were few heat sinking plane products and the heat sink had to be extended to the exterior of a substrate in order to raise cooling effectiveness, there was a fault that it was difficult to make a stack module small.

[0004]

[Means for Solving the Problem] The stack module of the 1st invention has wave-like radiator material between said substrates contiguous to said semiconductor chip of the module which carried out the laminating of the substrate which carried out flip chip mounting of the semiconductor chip.
[0005] The stack module of the 2nd invention has a heat pipe between said substrates contiguous to said semiconductor chip of the module which carried out the laminating of the substrate which carried out flip chip mounting of the semiconductor chip.

[0006]

[Embodiment of the Invention] Next, this invention is explained to a detail with reference to a drawing. [0007] <u>Drawing 1</u> is the sectional view showing the 1st operation gestalt of this invention. The stack module shown in <u>drawing 1</u> carries out the stack of the mounting substrates 2a-2d with which the semiconductor chip 1 was mounted to four steps using the bump 6 for substrate connection, and between the mounting substrate 2b-2d semiconductor chip 1 and the rear face of the mounting substrates 2a-2c, thermally, the wave-like copper radiator material 5a-5c installs it so that it may contact for the elasticity.

[0008] Since the heat sinking plane product is large, the cooling effect is size, and since the radiator material 5a-5c has not pasted up anywhere the radiator material 5a-5c, thermal stress does not generate it.

[0009] <u>Drawing 2</u> is the sectional view showing the 2nd operation gestalt of this invention. Heat pipes 7a-7c are used for the stack module shown in <u>drawing 2</u> instead of the radiator material 5a-5c shown in <u>drawing 1</u>. Since the heat produced from the semiconductor chip 1 makes the solvent in heat pipe 7a - 7c evaporate and cools with this heat of vaporization, air cooling can cool it efficiently in a difficult environment, for example, a vacuum.

[0010]

[Effect of the Invention] Since wave-like radiator material or a wave-like heat pipe is used for the stack module of this invention and it was made to contact it into an excergic part instead of pasting up a monotonous heat sink, thermal stress does not occur but it is effective in the ability to lengthen a heat cycle life.

[Translation done.]

(19) 日本国特許庁 (JP)

H01L 25/065

(51) Int.Cl.6

(12) 公開特許公報(A)

庁内整理番号

FΙ

H01L 25/08

(11)特許出願公開番号

特開平9-283697

技術表示箇所

(43)公開日 平成9年(1997)10月31日

Z

25/07 25/18 23/427		23/46	В
		審査請求 有	請求項の数6 OL (全 3 頁)
(21)出願番号	特願平8-96410	(71)出願人 000004237 日本電気株式会社	
(22)出顧日	平成8年(1996)4月18日	(72)発明者 得能	港区芝五丁目7番1号 日本電気株
	•	(72)発明者 森崎 東京都 東京都 式会社	港区芝五丁目7番1号 日本電気株
		(72)発明者 銅谷 東京都 東京都 式会社	港区芝五丁目7番1号 日本電気株
	•	(74)代理人 弁理士	京本 直樹 (外2名) 最終頁に続く


(54) 【発明の名称】 スタックモジュール

(57) 【壁粉】

【課題】 放熟部材のところで発生する熱応力を緩和させ、冷却効率を向上させる。

識別記号

【解決手段】 半導体チップ1が実装された実装基板2 a~2dを基板接続用バンプ6を用いて4段にスタック し、実装基板2b~2dの半導体チップ1と実装基板2 a~2cの裏面との間に波形状の銅製の放熱部材5a~ 5cが熱的に、その弾力で接触するように設置する。



1

【特許請求の範囲】

【請求項1】 半導体チップをフリップチップ実装した 基板を積層したモジュールの前記半導体チップと隣接す る前記基板との間に波形状の放熱部材を有することを特 徴とするスタックモジュール。

【請求項2】 半導体チップをフリップチップ実装した 基板を積層したモジュールの前記半導体チップと隣接す る前記基板との間にヒートパイプを有することを特徴と するスタックモジュール。

【請求項3】 半導体チップが実装された実装基板を基 10 板接続用バンプを用いて複数段にスタックし、前記実装 基板の半導体チップと前記実装基板の裏面との間に放熱 部材を熱的にその弾力で接触するように設置することを 特徴とするスタックモジュール。

【請求項4】 前記放熱部材が波形状である請求項3記 載のスタックモジュール。

【請求項5】 前記放熱部材の材質が銅である請求項3 記載のスタックモジュール。

【請求項6】 前記放熱部材がヒートパイプである請求 項3記載のスタックモジュール。

【発明の詳細な説明】

[0001]

【発明の属する技術分野】本発明はスタックモジュール、特に、半導体チップを搭載した基板を複数枚積み重ねたスタックモジュールに関する。

[0002]

【従来の技術】従来のスタックモジュールについて図面を参照して詳細に説明する。

【0003】図3は従来の一例を示す断面図である。図3に示すスタックモジュールは、基板2に搭載された半30 注はチップ1(または基板2)の上(または下)に放照板8が接着固定されたものが、基板接続用バンプ6を用いて4段にスタックされている。(例えば、特開平5-190712号公報参照)

【発明が解決しようとする課題】上述した従来のスタックモジュールは、半導体チップ(または基板)と熱膨張係数の異なる放熱板をするので、前述の接着固定された部分に熱応力が生じ、熱サイクル寿命が短かいという欠点があった。また、放熱板が平板であり放熱面積が少ないので、冷却効率を高めるためには、基板の外部まで放熱板を広げなければならないから、スタックモジュールを小型にすることが困難であるという欠点があった。

[0004]

2

【課題を解決するための手段】第1の発明のスタックモジュールは、半導体チップをフリップチップ実装した基板を積層したモジュールの前配半導体チップと隣接する前記基板との間に波形状の放熱部材を有する。

【0005】第2の発明のスタックモジュールは、半導体チップをフリップチップ実装した基板を積層したモジュールの前記半導体チップと隣接する前記基板との間にヒートパイプを有する。

[0006]

【発明の実施の形態】次に、本発明について図面を参照 して詳細に説明する。

【0007】図1は本発明の第1の実施形態を示す断面図である。図1に示すスタックモジュールは、半導体チップ1が実装された実装基板2a~2dを基板接続用バンプ6を用いて4段にスタックし、実装基板2b~2dの半導体チップ1と実装基板2a~2cの裏面との間に波形状の銅製の放熱部材5a~5cが熱的に、その弾力で接触するように設置する。

【0008】 放熱部材 5 a ~ 5 c は放熱面積が広いので 20 冷却効果が大であり、放熱部材 5 a ~ 5 c はどこにも接着されていないので、熱応力が発生しない。

【0009】図2は本発明の第2の実施形態を示す断面図である。図2に示すスタックモジュールは、図1に示した放熱部材5a~5cの代りにヒートパイプ7a~7cを利用している。半導体チップ1から生じた熱は、ヒートパイプ7a~7c中の溶剤を気化させ、この気化熱によって冷却を行なうので、空冷が困難な環境、例えば真空中においても効率よく冷却できる。

[0010]

【図面の簡単な説明】

【図1】本発明の第1の実施形態を示す断面図である。

【図2】本発明の第2の実施形態を示す断面図である。

【図3】従来の一例を示す断面図である。


【符号の説明】

- 1 半導体チップ
- 2 実装基板
- 5 放熱部材
- 6 基板接続用バンプ


【図1】

対止機脂 3 半導体チップ 2a 突突基板 5a 放動部材 5b 5c 2d 6 基板揺続用・マイ

【図2】



[図3]



フロントページの続き

(72)発明者 盆子原 學

東京都港区芝五丁目7番1号 日本電気株

式会社内

(72)発明者 仙波 直治

東京都港区芝五丁目7番1号 日本電気株

式会社内

(72)発明者 嶋田 勇三

東京都港区芝五丁目7番1号 日本電気株

式会社内

(72)発明者 内海 和明

東京都港区芝五丁目7番1号 日本電気株

式会社内

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

DEACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
SKEWED/SLANTED IMAGES
COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS .
TIMES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
i) other

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.